

CMV7106 Low Power, Low Voltage Op Amp with **RRIO and Shutdown, SOT23-6**

Features

- Tiny SOT23-6 Package
- Guaranteed specs at 2.2V and 3V
- Very Low Supply current, typically 300μA operating, (Less than 1µA idle)
- · Rail-to-Rail Input and Output (RRIO)
- Simple shutdown mode (with logic level control) for power savings
- Typical Total Harmonic Distortion of 0.01% at 3V
- · 1MHz Typical Gain-Bandwidth Product
- Input common mode range includes V- and V+

Applications

- Cellular Phones
- · Battery operated Systems
- Electronic Toys
- Test and Measurement Equipment


Product Description

The CMV7106 is a high performance CMOS operational amplifier available in a small SOT23-6 package. Operating with very low supply current, it is ideal for battery operated applications where power, space and weight are critical.

Performance is superior to the industry standard "7101" SOT Amp, with enhancements of very low supply current, typically 300µA, much higher output drive current, as well as enhanced operation at a low 2.2V supply voltage. This is much lower than our CMC7106

which operates at 2.7V supply voltage. The CMV7106 also has the added shutdown feature that greatly reduces supply current to less than 1µA when idle. The shutdown mode is controlled by an extra pin, and is compatible with most logic family signal levels. It is the practical solution for 3V applications.

Ideal for use in personal electronics such as cellular handsets, pagers, cordless telephones and other products with limited space and battery power.



| STANDARD PART ORDERING INFORMATION | | | | | |
|------------------------------------|---------|----------------------|-------------|--------------|--|
| Package | | Ordering Part Number | | | |
| Pins | Style | Tubes | Tape & Reel | Part Marking | |
| 6 | SOT23-6 | CMV7106Y/T | CMV7106Y/R | V106 | |

© 2000 California Micro Devices Corp. All rights reserved.

C0680300

1



| ABSOLUTE MAXIMUM RATINGS (Note 1) | | | | |
|---------------------------------------|-------------------------|-------|--|--|
| Parameter | Rating | Units | | |
| ESD Tolerance (see Note 2) | 2,000 | V | | |
| Differential Input Voltage | ± Supply Voltage | V | | |
| Voltage at Input/Output Pin | (V+) + 0.3V, (V-) -0.3V | V | | |
| Supply Voltage (V+ to V-) | 7.5 | ٧ | | |
| Current at Input Pin | 5 | mA | | |
| Current at Output Pin (see Note 3) | 35 | mA | | |
| Current at Power Supply Pin | 35 | mA | | |
| Lead Temperature (soldering, 10 sec.) | 260 | °C | | |
| Storage Temperature Range | −65 to +150 | °C | | |
| Junction Temperature (see Note 4) | 150 | °C | | |

| OPERATING CONDITIONS (unless specified otherwise) | | | | | |
|---|-------------------------|--------|--|--|--|
| Parameter | Rating | Units | | | |
| Supply Voltage | 2.7 ≤ V+ ≤ 7 | V | | | |
| Junction Temperature Range | $-40 \le T_{J} \le +85$ | °C | | | |
| Thermal Resistance | 325 | °C / W | | | |

| | 2.2V ELECTRICAL OPERATING CHARACTERISTICS | | | | | |
|--|---|---|------|-------|-------|--|
| Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$, $V+ = 2.2V$, $V- = 0V$, $R_L > 1M\Omega$ | | | | | | |
| Symbol | Parameter | Conditions | TYP | LIMIT | UNIT | |
| Vos | Input Offset Voltage | V _{OUT} = 1.1V | 0.11 | 8 | mV | |
| TCV _{OS} | Input Offset Voltage Average Drift | | 1 | | μV/∘C | |
| I _B | Input Bias Current | | 1 | | рА | |
| I _{os} | Input Offset Current | | 0.5 | | pА | |
| R _{IN} | Input Resistance | | 1 | | TΩ | |
| CMRR | Common-Mode Rejection Ratio | $0.2 < V_{CM} < 2.0V$ | 60 | 50 | dB | |
| V_{CM} | Input Common Mode | V+ = V | 0 | 0.2 | V | |
| | Voltage Range | For CMRR > 50dB | 2.2 | 2.0 | V | |
| PSRR | Power Supply Rejection Ratio | V+ = 1.35V to 1.65V V- = 1.35V to -1.65V $V_{CM} = 0$ | 60 | 50 | dB | |
| C _{IN} | Common-Mode Input Capacitance | | 3 | | pF | |
| V _O | Output Swing | $R_L = 600 \text{K}\Omega$ | 2.1 | | V | |
| | | | 0.1 | | V | |
| | | $R_L = 2K\Omega$ | 2.1 | 1.8 | V | |
| | | | 0.1 | 0.4 | V | |
| | | $R_L = 10K\Omega$ | 2.15 | 2.0 | V | |
| | | | 0.02 | 0.2 | V | |
| I _S | Supply Current | Amplifier "On", V _{SD} = 2.2V | 0.25 | 0.80 | mA | |
| Is | Supply Current | Amplifier "Off", V _{SD} = 0V | | 1 | μΑ | |
| V _{SDIH} | Amplifier On Logic Level | Amplifier "On" | | 2.0 | V | |
| V _{SDIL} | Amplifier Off Logic Level | Amplifier "Off" | | 0.8 | V | |
| SR | Slew Rate | | 0.6 | | V/µs | |
| GBW | Gain Bandwidth Product | | 0.7 | | MHz | |

©2000 California Micro Devices Corp. All rights reserved.




| | 3V ELECTRICAL OPERATING CHARACTERISTICS | | | | | |
|-------------------|--|--|--------------------|-------|-------|--|
| Unless o | therwise specified, all limits guarantee | ed for $T_J = 25^{\circ}C$, $V + = 3V$, $V - = 0V$ | $I/R_L > 1M\Omega$ | | | |
| Symbol | Parameter | Conditions | TYP | LIMIT | UNIT | |
| Vos | Input Offset Voltage | V _{OUT} = 1.5V | 0.11 | 4 | mV | |
| TCV _{OS} | Input Offset Voltage Average Drift | | 1 | | μV/∘C | |
| I _B | Input Bias Current | | 1 | | рА | |
| I _{OS} | Input Offset Current | | 0.5 | | рА | |
| R _{IN} | Input Resistance | | 1 | | TΩ | |
| CMRR | Common-Mode Rejection Ratio | 0 < V _{CM} < 3V | | 55 | dB | |
| V _{CM} | Input Common Mode | V+ = V | 0.0 | 0.0 | V | |
| | Voltage Range | For CMRR > 50dB | 3.3 | 3.0 | V | |
| PSRR | Power Supply Rejection Ratio | V+ = 1.5V to 1.8V V- = -1.5V to -1.8V $V_{CM} = 0$ | 80 | 68 | dB | |
| C _{IN} | Common-Mode Input Capacitance | | 3 | | pF | |
| Vo | Output Swing | $R_L = 600 K\Omega$ | 2.9 | 2.6 | V | |
| | | | 0.1 | 0.4 | V | |
| | | $R_L = 2K\Omega$ | 2.9 | 2.6 | V | |
| | | | 0.1 | 0.4 | V | |
| | | $R_L = 10K\Omega$ | 2.99 | 2.7 | V | |
| | | | 0.01 | 0.3 | V | |
| I _S | Supply Current | Amplifier "On", V _{SD} = 3V | 0.3 | 0.81 | mA | |
| I _S | Supply Current | Amplifier "Off", V _{SD} = 0V | | 1 | μΑ | |
| V _{SDIH} | Amplifier On Logic Level | Amplifier "On" | | 2.0 | V | |
| V _{SDIL} | Amplifier Off Logic Level | Amplifier "Off" | | 1.0 | V | |
| SR | Slew Rate | | 0.9 | | V/µs | |
| GBW | Gain Bandwidth Product | | 1.0 | | MHz | |
| I _{SC} | Output Short Circuit Current | Sourcing V _O = 0V (see Note 5) | | 16 | mA | |
| | | Sinking V _O = 3V (see Note 5) | | 11 | mA | |
| T.H.D. | Total Harmonic Distortion | $F = 10KHz, A_V = -2$ $RL = 10K\Omega, V_O = 2.0V_{PP}$ | 0.01 | | % | |


- Note 1. Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating conditions indicate ratings for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Operating Characteristics.
- Note 2. Human Body Model, 1.5KW in series with 100pF.


CALIFORNIA MICRO DEVICES


- Note 3. Applies to both single-supply and split-supply operation. Continuous short ckt operation at elevated ambient temperatures can result in exceeding the maximum allowed junction temperature of 150°C.
- Note 4 . The maximum power dissipation is a function of $T_{J\ (MAX)}$, θ_{JA} and T_{A} . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J \text{ (MAX)}} - T_A)/\theta_{JA}$. All numbers apply for packages soldered directly to a PC board.
- Note 5. See Application Section.




















©2000 California Micro Devices Corp. All rights reserved.


4



















© 2000 California Micro Devices Corp. All rights reserved.











Turn On Time Versus Supply Voltage







Applications Benefits

1.0 Packaging

The most obvious benefit to using the CMV7106 is the SOT package, which has been widely accepted as the surface mounting of choice. The SOT23 footprint not only saves space on the PCB but also provides a low profile for applications such as the PCMCIA, type III cards which require heights less than 0.056 Inches (1.43mm).

1.2 Signal Integrity

As systems have become smaller and higher functionality is demanded of them, spacing between traces has diminished as well. This can result in increased sensitivity to noise, pick-up, and cross talk. Due to its small size, the CMV7106 may be placed in close proximity to the signal source minimizing the above problems, and since it is a single device, routing traces to a multiple amplifier such as dual or quad avoids running long traces reducing cross talk.

The Rail to Rail Inputs and Output allow the amplifier to operate on a low supply voltages while maintaining signal tracking integrity and large output voltage swings (relative to the supply rail).

1.3 Low Distortion

Even when operated from a 2.2 volt supply, the CMV7106 still exhibits very low distortion thanks to its large open loop gain and unique circuit design making it suitable for application in many audio systems.

1.4 Low Supply Current and High Output Current

The supply current required by CMV7106 of 300µA coupled with its ability to sink and source large currents of 50mA make it unique in its class. Clearly, the low supply current provides longer operation in battery operated systems while the high output current assures that circuits with capacitive loads will "starter" faster. The high output current also eliminates the need for a buffer, such as an emitter follower, in the loop with the amplifier for applications demanding large load currents.

1.5 Shutdown Operation

Compared to a typical SOT Amp, an additional pin, Shutdown is included to control the "idle" mode of the amplifier. Shutdown allows the amplifier to be placed in a very low power consumption mode, reducing the power consumption mode (< 3 μ W at 3 Volt supply) by reducing the supply current to less than 1μ A.

To use the Shutdown feature, a logic level is connected to the Shutdown pin (pin1), which is configured as a digital input (Logic "1" turns the amplifier on). This makes the input directly compatible with common logic families. If the Shutdown feature is not desired, the pin should be shorted to V+ (pin 4).

1.6 Turn On and Turn Off (Shutdown) Characteristics

The turn off delay, $t_{\rm off}$, is defined as the time between the Shutdown signal crossing the disable threshold (typically V+ -1.0V) and the time for the amplifier's output to come within 10% of the its final value. It is largely governed by a propagation delay within the CMV7106 of a few hundred nanoseconds followed by an exponential decay determined by the load resistance in parallel with the load capacitance. See Typical Performance Characteristics.

The turn on delay, $t_{\rm on}$, is defined as the time between the Shutdown signal crossing the threshold and the time that the output reaches to within 10% of its final See Typical Performance Characteristics.

Applications Information

2.0 Input Common Mode and Output Voltage Considerations

The CMV7106 will accommodate input common mode voltages equal to both rails, and input signals that exceed the rails will not cause phase inversion of the output. However, ESD diode clamps are provided at the inputs that can be damaged if currents in excess of 5mA when the input voltage exceeds the rail by 0.3 volt. Damage can be precluded by inserting a limiting resistor, Rs, in series with the input whose recommend value may be calculated from:

$$R_S > \frac{V_{IN} - (V_{+} - 0.3V)}{5mA}$$
 (1)

For V+ equal to 2.2 volts, and Vin equal to a maximum of 5 volts, Rs should be chosen for a value of 500Ω or greater. The Shutdown pin also provides ESD clamp diodes that will be damaged if the signal should be limited to < 5mA by inserting the appropriate resistor between the input signal or logic gate and the Shutdown input.

2.1 Output Current and Power Dissipation

The CMV7106 is capable of sinking or sourcing output currents in excess of 50mA and voltages nearly equal to the supply voltage. The device does not have internal short circuit limiting, but it is capable of withstanding an indefinite short circuit without sustaining damage. Clearly the maximum power dissipation will occur under these conditions:

$$Pdiss = (V + -Vout) * Iout$$
 (2)

Where: Pdiss = Power dissipated by the chip

V+ = Supply Voltage

Vout = The Output Voltage



Furthermore,

$$T_{J} = T_{A} + \theta_{JA} \tag{3}$$

Where T_{Δ} = The Ambient Temperature

 θ_{1A} = The thermal impedance of the package

For a short circuit on the output with V+ equal to 3 volts and an output current of 50mA, the power dissipation per equation (2) would be 150mW. Assuming a worst case ambient of 85°C, the junction temperature would be 134°C well below the maximum junction rating of 150°C.

2.2 Input Considerations

The CMV7106 exhibits an input impedance which is typically in excess of 1 Tera Ω making it an excellent choice for applications requiring high source impedance such as buffering photo diodes, high impedance transducers, or long time constant integraters. A high source impedance usually dictates a large feedback resistor, R, but the parallel combination of R, and R in parallel with the input capacitance of the amplifier (typically 3 pF) creates a parasitic pole which can erode the phase margin of the amplifier. The recommended fix is to bypass R, with a small capacitor thus canceling the pole at the inverting input. The formula for calculating invariably results in a value larger than optimum,

$$\frac{1}{2\Pi R_s} > \frac{1}{2\Pi R_f} \tag{4}$$

Since the parasitic capacitance is bound to change between the breadboard phase and the production printed circuit board, we recommend the use of a "gimmick" which is made by twisting two lengths (about a foot) of insulated wire (such as AWG 24) that are bared at both ends. The gimmick is soldered across R, With the circuit in operation, C, is adjusted by clipping short lengths until the compensation is nominal. Then simply measure the capacitance of the gimmick on an impedance bridge.




Figure 1. Input Capacitance Compensation

2.3 Capacitive Load Considerations

The CMV7106 is capable of driving capacitive loads in excess of 100pF without oscillation. However, significant peaking will result. The easiest way to minimize this problem is to use an isolation resistor as shown in Figure 2.




Figure 2. Isolating a Capacitive Load

2.4 Power Supply Decoupling

The CMV7106 is not prone to oscillation without the use of power supply decoupling capacitors, however to minimize hum and noise pick-up, it is recommended that the rails be bypassed with 0.01µF capacitors.

Typical Application

3.0 Low Power and Supply Voltage Single Rail Oscillator

Operational amplifiers have been used for years to generate frequency stable oscillators finding applications in toys and hand held games. But the circuit using the CMV7106 shown in Figure 3 provides unique benefits in a child's sneaker where Light Emitting Diodes are caused to flash any time the child's foot touches the ground. The Shutdown feature of the CMV7106 is used in conjunction with normally closed switch SW1 and pullup resistor, R_s, which disables A1 until the child's foot comes in contact with the ground opening the switch enabling the amplifier. After a turn-on transient of a few hundred milliseconds, the circuit will oscillate until SW1 closes again. For $(R_1 + R_2)$, $R_1 = 0.473$, the period, T, of the oscillator is given by:

$$T = 2 R_{i} C_{1}$$
 (5)

Where: R, is the feedback resistor, C, is the

©2000 California Micro Devices Corp. All rights reserved.



The period is easily adjusted by varying $R_{\rm f}$. $R_{\rm 3}$ ensures that the circuit will start on a single rail by forcing $A_{\rm i}$'s output to the positive rail. $R_{\rm 4}$'s value is not critical but should be a factor of 10 greater than the parallel combination of $R_{\rm 1}$ and $R_{\rm 2}$.

The CMV7106 can source output currents in excess of 50mA sufficient to drive several LED lamps while only drawing 300µA of supply current maximizing battery life.

$$\frac{R1}{R1 + R2} = 0.473$$




Figure 3. Single Rail Oscillator